VESCCOMM-2016

AN ADVANCED ENCRYPTION STANDARD WITH RTL SCHEMATIC DESIGN (20150037)

DOI :
Authors :
Abstracts : The Advanced Encryption Standard (AES) algorithm isdefault choice for various security services in various applications. This encryption implementation will do through VLSI platform. In this architecture we are deal with ROM module in FPGA. AES are presents a low area and low power hardware architecture for the data transmission. In this algorithm there are four stages, in that four stages for first experimental parameter we are select merging of two stages i. e. sub byte transformation and shift row and second experimental parameter is mix column stage. Designing of S-box is more important in AES algorithm. This architecture can be used in many military, industrial, and commercial applications that require compactness and low cost.
Pages :
Downloads : 45
Publication Date :
Modified Date : 2016-02-12
Cite/Export
Ms. Sarika N. Wagaj , Mr. Sajid Shaikh , "AN ADVANCED ENCRYPTION STANDARD WITH RTL SCHEMATIC DESIGN", JournalNX - A Multidisciplinary Peer Reviewed Journal, VESCCOMM-2016, ISSN : 2581-4230, Page No.
Peer reviewed